[Chaudhari, 3(3): March, 2014] ISSN: 2277-9655 Impact Factor: 1.852



INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY

FPGA Implementation of International Data Encryption Algorithm Ms.A.D.Chaudhari*1, Prof.S.D.Joshi2

*1,2PadmabhooshanVasantdadaPatil Institute of Technology, E&TC Department, Bavdhan,University of Pune, Pune, India

ashwini.d.chaudhari@gmail.com

Abstract

Cryptography is the art of keeping data secure from unauthorized access so as to guarantee that only the intended users can access it.Data security is an important issue in computer networks and cryptographic algorithms are essential parts in networksecurity. This paper covers the implementation of the International Data Encryption Algorithm (IDEA) using Very Large Scale Integrated Circuits Hardware Description Language (VHDL) with the help of Xilinx – ISE 9.1. In terms of security, this algorithm is very much superior. In IDEA, the plaintext and the ciphertext are 64 bit blocks, while the secret key is 128 bit long. The cipher is based on the design concept of mixing operations from different algebraic groups.

Keywords: Cryptographic Algorithm, IDEA, Modulo Multiplier, VHDL, Xilinx.

Introduction

The confidentiality and security are important for the data to be transmitted through a communication system. The Internet today is a widespread informationinfrastructure, but it is also an insecure channel for sending messages. Thus there is a need for encrypting the data before it is transmitted through any medium.International Data Encryption Algorithm (IDEA) have found various applications in secure transmission of the data in networked instrumentation and distributed measurement systems. **IDEA** provides data integrity. authentication, and confidentiality. Previously there are many encryption standards for secure data transmission like RC5, RC6, DES and AES. But, IDEA is a superiorencryption standard compared to any other encryption techniques.

Cryptography:

Encryption is the conversion of information, the plaintextor message, into code, the cipherwhich is intelligible only for an authorized receiver. Data encryption is applied to ensure secrecy of a message transferred. Historically, cryptographic techniques have been developed for diplomatic or military applications; today they can be found everywhere in private and public sectors where confidential information has to be processed, transferred, and stored. An important characteristic of modern cryptography is the use of publicly known, i.e. published, algorithms. The secrecy is therefore not kept in algorithm itself, but only in a small additional

piece of information shared between sender and receiver the key.

IDEA is a block cipher designed by Xuejia Lai and James L. Massey. It is a minor revision of an earlier cipher, proposed encryption standard (PES).IDEA is a block cipher that uses a 128-bit key to encrypt 64bit data blocks. The 52 subkeys are all generated from the 128-bit original key.IDEA algorithm uses 52, 16bit key sub-blocks, i.e. sixsubkeys for each of the first eight rounds and four morefor the ninth round of output transformation. (8*6+4=52).

IDEA is designed in such a way that it facilitates both software and hardware implementations. The hardware implementation is designed to achieve High speed. The advantage of software implementation are flexibility & low cost. The structure of the cipher must be regular and modular, in order to make VLSI implementation simpler. The efficiency of the IDEA cipher can be improved if efficient basic modules such as modulo multipliers and adders are used. In IDEA, the plaintext is 64 bits in length and the key size is 128 bits long. The design methodology behind the IDEA algorithm is based on mixing three different operations XOR, addition and multiplication.

ISSN: 2277-9655 Impact Factor: 1.852

Idea Encryption/Decryption

In general terms, there are two types of keys basedencryption algorithms: symmetric and public key. Symmetric algorithms in which the encryption key can be calculated from the decryption key and vice-a-versa while in most of them both (encryption and decryption) keys are identical.symmetric algorithms can be further divided in two categories: The first category includes the ones that operate on the plaintext a single bit at a time and they are called stream algorithms or stream ciphers. The other category includes these algorithms which operate on the plaintext in groups of bits and the algorithms are called block algorithms or block ciphers. IDEA is a secret-key cipher whose encryption decryption processes are symmetric. The cipher IDEA is aniterated cipher consisting of 8 rounds followed by an outputtransformation. It takes 64bit plaintext inputs and produces 64bit ciphertext outputs by using a 128bit key.

a) General Architecture

The functional representation of the encryption process is shown in fig.1. The process consists of eight identical encryption steps followed by an output transformation. The structure of the first round is shown in detail.

The eight rounds are performed using the combination of three algebraic operations:

- ⊕ Bitwise XOR,
- \coprod Addition modulo 2^{16} , and
- Modified multiplication modulo 2¹⁶+1

In each round of the 8 rounds of algorithm, the following

sequence of events are performed:

- 1. Multiply X1 by the first subkey.
- 2. Add X2 and the second subkey.
- 3. Add X3 and the third subkey.
- 4. Multiply X4 by the fourth subkey.
- 5. XOR the results of Steps 1 and 3.
- 6. XOR the results of Steps 2 and 4.
- 7. Multiply the results of Step 5 by the fifth sub key.
- 8. Add the results of Steps 6 and 7.
- 9. Multiply the results of Step 8 by the sixth subkey.
- 10. Add the results of Step 7 and 9.
- 11. XOR the results of Steps 1 and 9.
- 12. XOR the results of Steps 3 and 9.
- 13. XOR the results of Steps 2 and 10.
- 14. XOR the results of Steps 4 and 10.

The computational process used for decryption of the ciphertext is essentially the same as that used for encryption of the plaintext. The only difference compared with encryption is that during decryption, different 16-bit key sub-blocks are generated.

More precisely, each of the 52 keys, 16-bit key subblocks used for decryption is the inverse of the key sub-block used during encryption in respect of the applied algebraic group operation. Additionally, the key sub-blocks must be used in the reverse order during decryption in order to reverse the encryption process as shown in TableI.




Fig. 1IDEA Architecture

Key Scheduling

Different 16-bit sub-blocks have to be generated from the 128- bit key. The 52, 16-bit key sub-blocks which are generated from the 128-bit key are produced as follows:

- First, the 128-bit key is partitioned into eight 16-bit sub-blocks which are then directly used as the first eight key sub-blocks.
- The 128-bit key is then cyclically shifted to the left by 25 positions, after which the resulting 128-bit block is again partitioned into eight 16-bit sub-blocks to be directly used as the next eight key sub-blocks.
- The cyclic shift procedure described above is repeated until all of the required 52, 16-bit key sub-blocks have been generated.

The key sub-blocks used for the encryption and the decryption in the individual rounds are shown in below Table.

TABLE 1: IDEA ENCRYPTION AND DECRYPTION SUBKEYS

DEATERCE TO THE DECRIT HOT SUBKETS							
Round	Encryption	Decryption					
	Subkeys	Subkeys					
1	$Z_1Z_2Z_3Z_4Z_5Z_6$	Z^{-1}_{49} – Z_{50} – $Z_{51}Z^{-1}_{52}Z_{47}Z_{48}$					
2	$Z_7Z_8Z_9Z_{10}Z_{11}Z_{12}$	Z^{-1}_{43} – Z_{45} – $Z_{44}Z^{-1}_{46}Z_{41}Z_{42}$					
3	$Z_{13}Z_{14}Z_{15}Z_{16}Z_{17}Z_{18}$	Z^{-1}_{37} Z_{39} Z_{38} Z^{-1}_{40} Z_{35} Z_{36}					
4	$Z_{19}Z_{20}Z_{21}Z_{22}Z_{23}Z_{24}$	Z^{-1}_{31} – Z_{33} – $Z_{32}Z^{-1}_{34}Z_{29}Z_{30}$					
5	$Z_{25}Z_{26}Z_{27}Z_{28}Z_{29}Z_{30}$	Z^{-1}_{25} – Z_{27} – $Z_{26}Z^{-1}_{28}Z_{23}Z_{24}$					
6	$Z_{31}Z_{32}Z_{33}Z_{34}Z_{35}Z_{36}$	$Z^{-1}_{19}-Z_{21}-Z_{20}Z^{-1}_{22}Z_{17}Z_{18}$					
7	$Z_{37}Z_{38}Z_{39}Z_{40}Z_{41}Z_{42}$	Z^{-1}_{13} – Z_{15} – $Z_{14}Z^{-1}_{16}Z_{11}Z_{12}$					
8	$Z_{43}Z_{44}Z_{45}Z_{46}Z_{47}Z_{48}$	$Z^{-1}_{7}-Z_{9}-Z_{8}Z^{-1}_{10}Z_{5}Z_{6}$					
9	$Z_{49}Z_{50}Z_{51}Z_{52}$	$Z^{-1}_{1}-Z_{2}-Z_{3}Z^{-1}_{4}$					


b) Pipelined Architecture

Fig.2 shows pipelined the architectureofIDEA algorithm. pipelinearchitectures, registers are provided atdifferent stages of the algorithm. At eachclock cycle, the output of a stage is shifted to the next stage. Thus, at the first clockcycle one input block should be loaded.At the next clock cycle, a second block mustbe loaded and so on. Once the pipeline isfilled, thenan output value will be ready at each clockcycle.

Pipeline is a fast approach but costhas to be paid in terms of hardwareresources. Unfortunately, that approachcannot be fully utilized for IDEA algorithmcomputation due to the inherentdependencies. As it was explained, thesecond iteration cannot be started until thecomputations for first iteration have been completed. However a sort of pipelining canbe achieved for different operations of thesimilar stage.

c) Serial Architecture

In serial architecture, 64 bit data is given as inputto data block. Instead of using 8 general rounds, we are using only one general round in this serial architecture. By applying



ISSN: 2277-9655 **Impact Factor: 1.852**

Fig. 2 IDEA Pipelined Architecture

reset & clock pulses to clock generator, it will generate different signals (sub keys & clock signals) to different blocks in architecture.

An iterative design is a natural approach for the implementation of IDEA algorithm on hardware platforms. Fig.3 shows an iterative approach for implementing IDEA algorithm in hardware.

By implementing the total IDEA encryption anddecryption algorithm in three ways are general, pipelined andserialarchitectures, the resultant area utilization of the abovethree architectures on the FPGA (Spartan3e) is given in the Table 2.

PERFORMANCE MEASUREMENT	GENERAL	PIPELINED	SERIAL	
Number of Slices	158%	169%	21%	
Number of 4 input LUTs	152%	165%	20%	
Number of bonded IOBs	110%	111%	83%	

Fig. 3 IDEA Serial Architecture

Results 1000 ns ■ **54** x1115:01 16/145/55 ■ **Ş4** x2[15.0] ■ **(M** x3[15:0] 15 NEEEE ■ **34** x4[15:0] 15'h00'J4 ■ 😽 mainke ■ **54** y1[15.0] 181\6D65 15h7D46 ■ **54** y2[15:0] ■ **54** v4E15:01 165A471 ■ S4 px1[15.0] 16'h4556 ■ **84** n3[15:0] 16**%**[]]] ■ **§4** m/[15:0] **■ 84** 4(1.52) ■ Manh ke




Fig. 5Simulation results of IDEA-Pipelined

Now: 8000 ns		7000	7200		7400		7600	
≱ ∏ rst	0							
🕍 master_cik	0			7.7.11	$\Pi\Pi$ 1	רריוווורבי		M-111
□ 🕅 x1[15:0]	1	16hABCD		AADC .			16'h4	
□ 😽 X2[15:0]	1	181:A/RR	16'nB456 X			16h1111		
□ x3(15:0)	1	187(FF-00)	16'h0090 X			16% ГГПТ		
□ 🚰 x4[15:0]	1	18hA124	(16'h0140)		$\overline{}$	16'h0034		
□	1	(15/h7/f/cx	$\overline{}$	16/h3510	0	16h97E1		
□ y2[15:0]	1	(15/h5/025	5 X	15/h6049	9	16/14663		
■ 84 y3(15:0)	1	(16HD9F9		X 151:052A		1617007	$\neg \chi$	
■ RM y4[15:0]	1	(16h15D0	1 Х	1614T6D3	7	181:1198	$\neg \chi \neg$	
■ 🙀 rs1[15:0]	1	16h4866				1610123	$-\chi$	16hABCD
■ R (2[15:0]	1	19751111				1614567	$\neg \chi$	16%AADD
□ 🚮 (20[15:0]	1	10h-FFF				1619648	$\neg x$	18'hFF00
■ 34 (15:0)	1	1650634				16hober	Y.	18/hA12B

ISSN: 2277-9655 Impact Factor: 1.852

Fig. 6Simulation results of IDEA-Serial

Conclusion

In this paper the implementation of IDEA based on modulararithmetic components. The general, pipelined and serialarchitectures for IDEA algorithm simulated inXilinx. With the implementation of Serial Architecture the area is optimizedThe choice of IDEA as theencryption/decryption algorithm the ensures strength ofthedata encryptionalgorithm. This can be used invery high low encryption/ speed power decryptionalgorithms.

References

- [1] Modugu.R, Yong-Bin Kim, Minsu Choi, "Design and performance measurement of efficient IDEA cryptohardware using novel modulararithmetic components", Instrumentation and Measurement Technology Conference (I2MTC), 2010 IEEE, 3-6 May2010, pp1222-1227.
- [2] O.Y.H. Cheung, K.H.Tsoi, P.H.W. Leong, and M.P Leong. "Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA"
- [3] M.P.Leong, O.Y.H Cheung, K.H.Tsoi, and P.H.W.Leong"A Bit-serial implementation of the International DataEncryption Algorithm IDEA". In B.Hutchings, editor, IEEE Symposium of Field Programmable Custom Computing Machines, pages 122-13. IEEE Computer Society, 2000.
- [4] Efficient Online Self-Checking Modulo 2ⁿ+1
 Multiplier Design "IEEE TRANSACTIONS
 ON COMPUTERS, VOL. 60, NO. 9,
 SEPTEMBER 2011" Wonhak Hong,
 Rajashekhar Modugu, and Minsu Choi,
 Senior Member, IEEE
- [5] Thaduri, M., Yoo, S.M. and Gaede, R., "An efficient implementation of IDEA encryption algorithm using VHDL", ©2004 Elsevier.

[Chaudhari, 3(3): March, 2014]

014] ISSN: 2277-9655 Impact Factor: 1.852

- [6] R. Modugu, N. Park and M. Choi, A Fast Low-Power Modulo 2ⁿ+1 Multiplier Design, 2009 IEEE International Instrumentation and Measurement Technology Conference, pp.951-956, May 2009.
- [7] Rahul Ranjan and I. Poonguzhali, "VLSI Implementation of IDEA Encryption Algorithm", Mobile and Pervasive Computing(CoMPC -2008).
- [8] Dr. Salah Elagooz, Dr. Hamdy, Dr. KhaledShehata and Eng.M.Helmy, "Design and implementation of Highand Low Modulo (2¹⁶+1)multiplier usedin IDEA Algorithm on FPGA", 20thNational Radio Science Conference CAIRO, Egypt, March 18-20, 2003.
- [9] Zimmermann, A. Curiger, H. Bonnenberg, H. K aeslin, N. Felber and W. Fichtner, A 177 Mb/s VLSI implementation of the international data encryption algorithm, IEEE J. Solid-State Circuits, 1994, 29, (3), pp. 303-307